The truth table given below is for: (A and B are the inputs, Y is the output)
 
A B Y
0 0 1
0 1 1
1 0 1
1 1 0
1.  NOR
2.  AND
3.  XOR
4.  NAND

Subtopic:  Logic gates |
 69%
Please attempt this question first.
Hints

In the following circuit, the output \(Y\) for all possible inputs \(A\) and \(B\) is expressed by the truth table: 
    

1. A B Y 2. A B Y
0 0 0 0 0 1
0 1 0 0 1 1
1 0 0 1 0 1
1 1 1 1 1 0
3. 0 0 1 4. 0 0 0
0 1 0 0 1 1
1 0 0 1 0 1
1 1 1 1 1 1
Subtopic:  Logic gates |
 77%
From NCERT
AIPMT - 2007
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch

The circuit is equivalent to: 
     

1. AND gate
2. NAND gate
3. NOR gate
4. OR gate

Subtopic:  Logic gates |
 77%
From NCERT
AIPMT - 2008
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch

advertisementadvertisement

A p-n photodiode is made of a material with a bandgap of 2.0 eV. The minimum frequency of the radiation that can be absorbed by the material is nearly:

1. 10×1014 Hz

2. 5×1014 Hz

3. 1×1014 Hz

4. 20×1014 Hz

Subtopic:  Energy Band theory | Applications of PN junction |
 82%
From NCERT
AIPMT - 2008
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch

A transistor is operated in a common-emitter configuration at Vc = 2 volt such that a change in the base current from 100 μA to 200 μA produces a change in the collector current from 5 mA to 10 mA. The current gain is:
1. 75
2. 100
3. 150
4. 50
 79%
From NCERT
AIPMT - 2009
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch

To get an output Y = 1 from the circuit shown below, the input must be:

 

1. A=0 B=1 C=0

2. A=0 B=0 C=1

3. A=1 B=0 C=1

4. A=1 B=0 C=0

Subtopic:  Logic gates |
 91%
From NCERT
AIPMT - 2010
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch

advertisementadvertisement

In a forward biasing of the p-n junction:
 
1. the positive terminal of the battery is connected to the p-side and the depletion region becomes thick.
2. the negative terminal of the battery is connected to the n-side and the depletion region becomes thin.
3. the positive terminal of the battery is connected to the n-side and the depletion region becomes thin.
4. the negative terminal of the battery is connected to the p-side and the depletion region becomes thick.

Subtopic:  PN junction |
 76%
From NCERT
AIPMT - 2011
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch

Transfer characteristics [output voltage (Vo) vs input voltage (Vi)] for a base biased transistor in CE configurations are as shown in the figure. For using the transistor as a switch, it is used:

1. In region III

2. Both in the region (I) and (III)

3. In region II

4. In region I

 78%
From NCERT
AIPMT - 2012
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch

advertisementadvertisement

The output \((X)\) of the logic circuit shown in the figure will be: 
  
1. \(X= \overline{A\cdot B}\)
2. \(X = A\cdot B\)
3. \(X= \overline{A+ B}\)
4. None of the above

Subtopic:  Logic gates |
 79%
From NCERT
AIPMT - 2013
To view explanation, please take trial in the course.
NEET 2025 - Target Batch
Hints
To view explanation, please take trial in the course.
NEET 2025 - Target Batch